



41

2814

PATENTS

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: )  
Makoto Yamamoto )  
Serial No. 10/014,949 ) Art Unit: 2814  
Filed: October 26, 2001 ) Examiner: Shrinivas H. Rao  
For: Lateral Transistor Having Graded Base Region, )  
Semiconductor Integrated Circuit And )  
Fabrication Method Thereof )

## THIRD RESPONSE

Mail Stop Non-Fee Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Responsive to the Office Action dated June 4, 2003 in the patent application identified above, please enter the following amendments and reconsider this application in view of the appended remarks.

RECEIVED  
SEP 10 2003  
TECHNOLOGY CENTER 2800

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Non-Fee Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on September 4, 2003.

  
Roger T. Frost Reg. No. 22,176

ATLLIB02 138839.1